Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019

3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Factorised Power Architecture — achieving high density and efficiency in board-mounted power

Solving today's high-current and high-density point-of-load (PoL) problems requires a...

Unlocking the future: insights into Industrial Edge AI

Empowering industries with ubiquitous Edge...

How to effectively connect IGBT power modules in parallel

Learn about the causes that can be attributed to an asymmetrical current distribution....

Content from other channels on our network

Critical minerals facility opens in Sydney

Overpressure protection in critical systems: the role of rupture discs in preventing costly downtime

Battery tech startup establishes R&D facility in Port Melbourne

Coca-Cola Europacific Partners leads Pacific PET circularity program

Adversaries leveraging public AI tools to target OT systems

Stuart Fleming to lead LAPP's Aust Harnessing Division

Making the case for sustainable data centres

New Schneider appointee to manage partnerships and distribution in Aust

Could quantum timing support a more resilient grid?

Efficient HVAC protects Aussie hospital during bushfires

Five changes shaping Australia's AI‍-‍powered enterprises

Kyndryl unveils IT risk detection tool

HPE unveils more autonomous networking capabilities

Anthropic's Claude Mythos: how can security leaders prepare?

The AI winners are already getting their hands dirty

All content Copyright © 2026 Westwick-Farrow Pty Ltd