Semiconductor protection tips for 3-level topologies
Supplied by Semikron Pty Ltd on Monday, 21 October, 2019
3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.
This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.
This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.
Related White Papers
Next-gen LED devices propel lighting to the next level
With the ability to illuminate large areas, either indoors or outdoors, lighting engineers...
Off-the-shelf and plug-and-play gate drivers: what you need to know
Download this application note which can assist in...
New technology revolutionises satellite and airborne imagery
This case study examines a suite that produces cost-effective imagery at a scale and...
