Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

How wireless technology enables next-gen audio designs

The demand for high-fidelity audio continues to drive sound engineers for 32-bit audio...

Your essential guide to thermal paste application

This extensive paper describes the application of thermal paste (grease) as a thermal interface...

New generation LCD resizing technology

Large-sized LCD displays have limitations – poor aspect ratio, high power consumption...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd