Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

How to determine the TCO of your embedded system

Traditional TCO metrics for embedded systems are now worthless. For an accurate idea of...

The radical advances in robotic movement

Robotics is a basically a simple feedback loop — instructions sent to an appendage,...

How to leverage the re-emergence of DC high-voltage distribution

Learn about three operational topologies, pertinent examples and techniques that can be...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd