Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019

3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

How to quickly achieve innovative breakthrough applications

Learn about advanced pre-made industrial apps that reshape the AIoT world for industrial...

How to unlock greater efficiency and cut costs in your operations

[eBook] The Hidden ERP Costs in Food &...

Make solid design choices with stimulus-response measurements

Learn about how common stimulus-response measurements can maximise your product. Examine...

Content from other channels on our network

Visibility and governance will define the next phase of AI investment

APAC workers in need of phishing training: report

AI governance: the next challenge in AI adoption

Closing the AI skills gap is not just a hiring problem

Majority of office workers use AI at work despite policies: survey

Claroty and Frenos partner to reduce OT downtime risk

Central Coast food manufacturing hub opens

Volvo’s first Australian-made electric trucks roll out

WA Government commits $6.5m in funding to local space research

Steelmaking returning to Newcastle with Greensteel Australia

Passive cooling and the future of HVAC

Volvo announces Australian electric truck milestone

Project Marinus confirmed as key project in Integrated System Plan

Solar and batteries for all NSW public schools: Labor motion passed

Upgrading electrics at the Smithsonian

All content Copyright © 2026 Westwick-Farrow Pty Ltd