Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019

3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Private 5G networks a game changer for enterprise

Learn about a new world of possibilities for...

The radical advances in robotic movement

Robotics is a basically a simple feedback loop — instructions sent to an appendage,...

New generation DC-DC regulators enable advanced automotive electronics

The number and variety of automobile electronics and accessories is growing, fuelling the...

Content from other channels on our network

Coca-Cola Europacific Partners leads Pacific PET circularity program

Adversaries leveraging public AI tools to target OT systems

ABB Robotics launches automated surface finishing cell

Siemens expands digital water solutions

Government announces expanded minerals cooperation with Japan

HPE unveils more autonomous networking capabilities

Anthropic's Claude Mythos: how can security leaders prepare?

The AI winners are already getting their hands dirty

Palo Alto to acquire Portkey to help secure AI agents

Databricks to invest $420m into ANZ region

Where industry meets: RFUANZ and Comms Connect 2026

Ranlytics launches continuous P25 network monitor

Video to the rescue: enhancing emergency response and public safety operations

Radlink announces critical comms contract for high‍-‍profile site in Brisbane

Answering the call to transform our emergency services

All content Copyright © 2026 Westwick-Farrow Pty Ltd