Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

7 ways to shrink your power system

A common challenge in the creation of an electronic power system is developing a power chain...

Which is better to protect your PCB — coating or resin?

The design of the PCB, the housing and the anticipated end-use environment all play a major...

Your complete guide to building a test system

Ensure that you have the fundamentals to build a smarter test system that can address your needs...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd