Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Advanced GaN technology revolutionises power switching

Viable power-switching devices based on gallium nitride (GaN) technology have turned the corner —...

How 3D printable electronics can cut your costs

3D printing is opening the door to new levels of efficiency and innovation in prototypes,...

Safety design tips for your DC-DC system

Download this tutorial to learn about safety...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd