Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

A design engineer’s guide to LED protection

The LED market is one of the fastest-growing sectors in the electronics industry. Due to the...

How 3D printing will change automotive design

As humans, we love things to be personalised. We go to great lengths to show off our sense...

Your guide to building a test system — switching and multiplexing

Understand the fundamentals of switching and multiplexing to build a smarter test system...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd