Semiconductor protection tips for 3-level topologies
Supplied by Semikron Pty Ltd on Monday, 21 October, 2019
3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.
This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.
This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.
Related White Papers
Smart metering for electronic design engineers
After years of being relatively static, the climate is now ripe for innovation in the area of...
Your guide to selecting the right miniature DC monitor
Learn about the critical factors you need to consider, including torque, speed, operating...
Next-gen simulation tools for high-speed digital design
Learn how simulation tools as part of a modern PI workflow can prevent your failure rate...
