Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

State-of-the-art electronics: advancing design systems for the future

[White paper] Smarter tech by design — insights...

Advanced cooling for small form factor electronics

As processors become more powerful, system power consumption increases along with the...

Unlocking the future: insights into Industrial Edge AI

Empowering industries with ubiquitous Edge...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd