Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Active filters control EMI — save PCB space and enhance airflow

Learn about how active EMI filters, in contrast to...

3 key steps to creating superior RF products

Learn about how common stimulus-response measurements can maximise your product. Examine...

Power system design survey — the results are in!

This online research project surveyed engineers in power design around the world in order to...


  • All content Copyright © 2025 Westwick-Farrow Pty Ltd