Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Safety design tips for your DC-DC system

Download this tutorial to learn about safety...

The latest innovations in service robotics — an eBook

In this eBook, explore leading-edge service robots that provide an extraordinary experience in...

Fast startup solutions for sensorless motors

Learn how to solve various problems that tend to occur with sensorless motors, making it possible...


  • All content Copyright © 2025 Westwick-Farrow Pty Ltd