Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019

3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

7 ways to shrink your power system

A common challenge in the creation of an electronic power system is developing a power chain...

Next-gen EPS: powering electronics & high-tech manufacturing at business speed

[White paper] Accelerate your Innovation and...

Safety design tips for your DC-DC system

Download this tutorial to learn about safety...

Content from other channels on our network

$100K fine for repeated failure to address fall risk

WA boosts electrical training at regional TAFEs

Former electrical contractor faces court

US acts to ban Chinese bulk-power equipment

Vic tackles falls risk in solar sector

Comms Connect preview: how Surf Life Saving SA modernised its dispatch

Keynote update for Comms Connect Melbourne next month

Interoperability: the foundation of effective emergency management in ANZ

Comms Connect preview: what AI adds after the duress button is pressed

Telstra outage sparks call for enforceable reliability standards

Why the Five Eyes AI warning should change the Board's cyber agenda

The next cyber threat has arrived and identity security is key for survival

Australia's newest tech workers raise fresh concerns about workplace culture

CrowdStrike and VAST Data announce deeper integrations

Australian employees are losing half their week to admin

All content Copyright © 2026 Westwick-Farrow Pty Ltd