Semiconductor protection tips for 3-level topologies
Supplied by Semikron Pty Ltd on Monday, 21 October, 2019
3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.
This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.
This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.
Related White Papers
How to design modular DC-DC systems — filter design
This white paper addresses a critical PDN issue:...
Off-the-shelf and plug-and-play gate drivers: what you need to know
Download this application note which can assist in...
Advanced bidirectional DC-DC converter maximises your power
Learn how to reach a higher power level and solve your voltage spike issues.
