Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

How to design more power chains in less time

Power system engineers are increasingly under pressure to do more in less time. Introducing...

SiC in power electronics

The total market of SiC power devices is predicted to rise to more than US$1 billion by...

Power your microprocessor directly from 48 V

This novel solution enables high voltage low current to be distributed throughout a system,...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd