Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019

3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Deliver next-level capability, speed and performance

Learn how AME enables 3D heterogeneous integration...

Keep your LEDs running brighter and longer — made easy

Learn about key power trends in the high-power LED market.

Make solid design choices with stimulus-response measurements

Learn about how common stimulus-response measurements can maximise your product. Examine...

Content from other channels on our network

4 common causes of rotating asset failure and how to prevent them

Peacock Bros. and insignia to unite under one roof in Victoria

First prospective tenants identified for Western Defence Forge

80% of ANZ operational systems hit with a cyber attack in the past year

Automated cell therapy manufacturing system wins Good Design Award

SA bolsters emergency radio network ahead of boating season

Private 5G trial opens new chapter for underground mine comms

Private network upgrade for industrial campus

RFI acquires McKinstry's In-Building Wireless Division

Comms Connect workshop explores latest spectrum developments

Overhauling fire pumps at a North Sydney skyscraper

Reducing electrical injuries in Australian workplaces

AEMC supports Commonwealth's $40m EV charging program

Construction ramps up on Project Marinus

Outdoor Electrical Enclosures: Balancing Protection, Thermal Performance and Scalability

All content Copyright © 2026 Westwick-Farrow Pty Ltd