Semiconductor protection tips for 3-level topologies
Supplied by Semikron Pty Ltd on Monday, 21 October, 2019
3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.
This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.
This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.
Related White Papers
Power system design survey — the results are in!
This online research project surveyed engineers in power design around the world in order to...
Advanced technique to calculate junction temperature
This application note will explain two possible methods: one at the lower end and one at the...
Your essential guide to thermal paste application
This extensive paper describes the application of thermal paste (grease) as a thermal interface...
