Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Safety design tips for your DC-DC system

Download this tutorial to learn about safety...

How power averaging cuts your power system costs

Specifying your power system to meet its peak requirement of a pulsed load is expensive,...

Off-the-shelf and plug-and-play gate drivers: what you need to know

Download this application note which can assist in...


  • All content Copyright © 2026 Westwick-Farrow Pty Ltd