Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019


3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Advanced bidirectional DC-DC converter maximises your power

Learn how to reach a higher power level and solve your voltage spike issues.

Enabling Mechatronics Product Development with Digital Prototyping

This white paper features information on how Digital Prototyping enables manufacturers to...

How to fast-track the development of your electronic products

This white paper describes how the TestOps development culture can speed the overall...


  • All content Copyright © 2024 Westwick-Farrow Pty Ltd