Semiconductor protection tips for 3-level topologies
Supplied by Semikron Pty Ltd on Monday, 21 October, 2019
3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.
This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.
This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.
Related White Papers
How to fast-track your product development lifecycle
Learn about a new unified test architecture that accelerates the designing and testing of...
The future of standardised defence platforms using MOSA, SOSA and VPX open architectures
Learn about the MOSA, SOSA and VPX approach to...
How stepper motors have enabled modern electronics
Stepper motors provide the small, low-cost and precise motion needed for countless small...
