Semiconductor protection tips for 3-level topologies

Supplied by Semikron Pty Ltd on Monday, 21 October, 2019

3-level topologies are mainly used in UPS and solar applications due to their high efficiency and low harmonic distortion of the grid. Essential for the design of the driver is to limit the voltage at the IGBT and handling of short circuits.

This application note describes the control and protection of power semiconductors in 3-level NPC and TNPC topologies.

Related White Papers

Augmented reality now solving real-life problems — an eBook

Imagine being able to see inside a patient rather than viewing scans or X-rays. Imagine being...

Enabling Mechatronics Product Development with Digital Prototyping

This white paper features information on how Digital Prototyping enables manufacturers to...

Next-gen simulation tools for high-speed digital design

Learn how simulation tools as part of a modern PI workflow can prevent your failure rate...

Content from other channels on our network

One network, one device: how MCPTx is replacing the two-radio problem

Who are the mission-critical communications users?

JVCKENWOOD completes acquisition of ESChat

ARCIA mid-year update: conferences, dinners and awards

From emergency vehicle to mobile command centre

Solar and batteries for all NSW public schools: Labor motion passed

Upgrading electrics at the Smithsonian

Fortescue opens electrical skills training centre

Critical infrastructure for a mega fulfilment centre

Choosing the Right Cable: CAT6 vs CAT6A

AMCRC announces project to evaluate local titanium powder

NSW to invest $12bn to rebuild Hunter train manufacturing

Orica hydrogen hub project reaches major investment milestone

Dual-bubble method removes more microplastics from wastewater

Energy crisis will have long‍-‍term effects: Australian Industry Group

All content Copyright © 2026 Westwick-Farrow Pty Ltd