Vision HDL Toolbox, from MathWorks, provides pixel-streaming algorithms for the design and implementation of vision systems on FPGAs and ASICs. The device has been created to help developers prototype and implement systems faster, with shortened design cycles and more efficiently, through the ability to identify design errors early in the workflow and minimise the time needed for writing HDL code.
The toolbox includes a design framework that supports a diverse set of interface types, frame sizes and frame rates, including high-definition (1080p) video. The image processing, video and computer vision algorithms in the toolbox use architecture appropriate for HDL implementations.
The product provides a library of image processing and computer vision algorithms specifically designed for FPGA and ASIC implementation, as well as automatic conversion between frames of various sizes and pixels. When used with HDL Coder, designers can generate readable and vendor-independent HDL code from these algorithms. With HDL Verifier, designers can connect the algorithms running on the FPGA or ASIC with frame-based test models running in MATLAB or Simulink.
Phone: 02 8669 4700
Yamaha YsUP software for SMT machinery
The YsUP software for SMT machinery enables PCH manufacturers to overcome the challenges of...
Siemens Process Preparation Stencil Engineering Tool
The Siemens Process Preparation Stencil Engineering Tool is designed to provide first-time-right...
Nordic Semiconductor nPM2100 Power Management IC
The nPM2100 PMIC features an efficient boost regulator and a range of energy-saving features to...