Crystek’s CPLL66-2416-2553 PLL/synthesiser

Tuesday, 20 October, 2009 | Supplied by: Wireless Components


Crystek’s CPLL66-2416-2553 PLL/synthesiser operates from 2416 to 2553 MHz with a typical step size of 100 kHz. The CPLL66-2416-2553 is housed in an SMD package.

The construction wraps a VCO round a PLL in a package that’s only marginally larger than a VCO on its own and smaller than separate VCO/PLL modules.

The device is a complete PLL/synthesiser needing only an external frequency reference and supply voltages for the internal PLL and VCO. It is programmed using a standard three-line interface (data, clock and load enable).

Typical phase noise is -90 dBc/Hz at 10 kHz offset with minimum output power of 3 dBm. VCO voltage is 5 VDC; PLL voltage is 3 VDC; second harmonic suppression is -15 dBc typical.

Online: www.wirelesscomponents.com.au
Phone: 02 8883 4670
Related Products

ADLINK EMP-100 fanless mini PC

The ADLINK EMP-100 fanless mini PC is an effective digital signage player, suitable for retail...

Axiomtek CEM710 COM Express Type 7 module

The Axiomtek CEM710 COM Express Type 7 module is suitable for embedded edge AI servers, high-end...

Quectel EG91-EX LTE Cat 1 module

The Quectel EG91-EX LTE Cat 1 module is optimised for M2M and IoT applications, and offers data...


  • All content Copyright © 2024 Westwick-Farrow Pty Ltd